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Summary. This paper describes a wireless RF CMOS interface for a soil moisture sensor. The mixed-
signal interface is based on a 2ndorder switched capacitor, fully differential sigma-delta modulator with
an effective resolution of 17-bit. The modulator bit stream output is applied to a counter as a first order
decimation filter and encoded as a pulse width modulated signal. This signal is then transmitted by
means of an amplitude shift keying modulation, through a power amplifier operating at 433.92MHz in
class-E mode. The soil moisture sensor is based on Dual-Probe Heat-Pulse method and is implemented
using an integrated temperature sensor and heater. After applying a heat-pulse, the temperature rise
that is a function of soil moisture, generates a differential voltage that is amplified and applied to the
mixed-signal interface input. The described interface can also be used with other kinds of environmental
sensors in a wireless network for agricultural environments such as greenhouses. The CMOS mixed-
signal interface has been implemented in a single-chip using a standard CMOS process (AMI 0.7 µm,
n-well, 2 metals and 1 poly).
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1 Introduction
The control of physical and chemical variables in agri-
culture fields require the use of several sensors, as soil
temperature and relative humidity, CO2 concentration,
solar radiation, soil moisture, among others.
An important goal in agricultural exploitations it
is the need to minimize natural resources over-
consumption, namely water supply in irrigation sys-
tems. Irrigation management systems should have in-
formation about soil moisture at the plant root level.
With such information, only the necessary water could
be provided in an efficient way.
Today a large number of sensors based on differ-
ent methods are available for measuring soil moisture.
However, they present a few drawbacks: as inaccuracy,
high-cost and soil dependency.
Integrated microsensors, with on-chip interface cir-
cuitry, are currently replacing discrete sensors due to
their inherent advantages, namely, low cost, high reli-
ability and on-chip processing. To accomplish small,
robust and inexpensive microsystems, it is desirable
to integrate the soil moisture sensor with digital sig-
nal processing and wireless front-end. Therefore, this
microsystem can be installed near plants roots for mea-
suring real plant water needs.
2 System overview
The complete system is divided in two blocks, as de-
picted in Fig. 1: the sensing system and the mixed-
signal interface.
Fig. 1: System Overview.
The sensing system is based on a dual probe where
in one rod is placed a heater and in the other rod a tem-
perature sensor. A special package will allow its imple-
mentation near plants roots.
The implemented CMOS mixed-signal interface,
outlined in Fig. 2, includes a 2ndorder switched-
capacitor fully differential sigma-delta (Σ∆) modula-
tor, a first-order decimation filter, a shift register and
frame generator, a pulse width encoder, an amplitude-
shift-keying (ASK) modulator and a RF switch. The
433.92MHz carrier is generated on-chip by means of
a phase-locked loop (PLL).
3 Mixed-signal interface
The water in the soils must be measured with a resolu-
tion better than 1%. The sensing system, developed in
a previous work, [1], has a differential output of about
6825µV/m3m−3 and signal bandwidth is typically a444
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Fig. 2: Mixed-signal interface architecture.
few Hz.
3.1 Analog section
Previous studies have showed that a second-order Σ∆
modulator is a suitable architecture for converting this
kind of signal to digital domain. The second-order
architecture is preferred to the simpler first-order one
because it is less sensitive to the correlation between
the input and the quantization noise, which reduces the
presence of pattern noise [2].
The 2ndorder Σ∆ modulator has been implemented
using switched capacitor techniques. In addition to ro-
bustness of these techniques, the use of fully differen-
tial topology minimizes common mode interferences,
switches charge injection and clock feedthrough. The
two integrators are based on fully differential folded-
cascode amplifiers biased by a constant-gm wide swing
circuit. Also, for reducing the influence of the first-
amplifier offset and low-frequency noise, a chopper
scheme has been implemented. The modulator refer-
ence is external and set to ±0.5V . The complete Σ∆
modulator is shown in Fig. 3.
The dominant sources of error in the Σ∆ modulator
are quantization and thermal noise. A clock frequency
of 423.75kHz with an oversampling ratio (OSR) of
256 was chosen to make the quantization noise in-
significant. This results in an input signal bandwidth
of about 830Hz which is fairly above the requirement.
Thermal noise is essentiality determined by the size of
sampling capacitors which are in our case 6pF .
The amplifiers used in the Σ∆ modulator are based
in a fully-differential folded-cascode topology. A
NMOS-input topology was preferred to a PMOS-input
one because PMOS transistors generate more thermal
noise (for the same dimensions and current). The
higher flicker noise associated to the NMOS transis-
tors will be reduced by the chopper action. Also, input
transistors were chosen to be large enough to minimize
systematic offset by employing matching techniques.
Σ∆ modulators show low sensitivity to the errors in-
duced during internal quantization. In our case, having
a single-bit (two-level) quantization, errors are limited
to offset and hysteresis. For a 2ndmodulator the offset
is attenuated by A2V , where AV is the amplifier open-
loop low-frequency gain. The hysteresis, as an inde-
termination of the output state for small input values,
is also attenuated by the high DC-gain of the integra-
tors. This low-demanding performance requirements
leads to a simple solution based on a clocked compara-
tor followed by a NOR SR flip-flop with minimum size
transistors to reduce resolution time.
Special care has been taken in the layout of the
Σ∆ modulator which was manually routed. All
matched transistors and capacitors have been laid us-
ing common-centroid techniques. The switches used
in the SC implementation are all transmission gates.
3.2 Digital section
The bitstream output is applied to a counter as a
1storder decimation filter as seen in Fig. 4. The time-
base circuit generates a signal to latch the counter data
and afterwards a reset signal to clear the counter.
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Fig. 4: First-order decimation filter.
For each counting, a sample is generated, stored and
transmitted. Prior to transmission, data is encoded in
pulse widths of 25 % and 75 % duty-cycle represent-
ing the logic levels ’0’ and ’1’ respectively. For error
detection and receiver synchronization, data is assem-
bled together with a 11 − bit preamble and a 4 − bit
checksum. The assembled frame has a 29− bit length
and takes about 4.39ms to be transmitted. The PWM
encoder as well as the frame generator block diagram is
shown in Fig. 5. The resulting frame is then transmit-
ted by means of a amplitude shift keying modulation.
The modulated signal is then applied to a class-E power
amplifier that drives a small off-chip loop antenna to
transmit the signal.
3.3 RF transmitter module
The RF transmitter module schematically represented
in Fig. 6, includes a crystal-controlled frequency syn-
thesizer, a PWM encoding circuit, an ASK modulator, a
RF driver and a RF switch. With the convenient match-
ing network, the transmitter operates in Class-E mode.
By using a simple modulation scheme such as ASK,
where the carrier is switched on and off, carrier fre-
quency generation circuit can be relaxed. In this way,445
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Fig. 3: Complete 2ndorder SC Σ∆ modulator.
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and to ensure carrier stability, the frequency synthe-
sizer was implemented as a classical phase-locked loop
(PLL) using a 13.56MHz crystal reference oscillator.
The PLL consists of a phase-frequency detector
(PFD), charge pump (CP), 3rd order passive loop filter,
current-starved voltage-controlled oscillator (VCO),
and a fixed divider, as shown in Fig. 7. The phase-
frequency detector identifies phase and frequency dif-
ferences between the reference and the divider signals.
With the charge pump and loop filter these differences
are converted into a control voltage to adjust the output
frequency.
The phase-frequency detector generates two signals,
Up and Down, that controls the charge pump to charge
and discharge the loop filter equivalent capacitor CLF .
Special care has been taken to avoid overlapping be-
tween these signals that leads to a short circuit in the
charge pump. Also, a delay was inserted in the path
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Fig. 7: Phase Locked Loop Block Diagram.
of reset signal to eliminate the dead-zone problem thus
reducing the phase noise of the PLL.
In a conventional CMOS charge pump, the switches
controlled by the Up and Down signals are directly
connected to the output node. When one of the
switches are turned on, the charge on the LF equivalent
capacitor, CLF , will be shared with the switch parasitic
capacitance. This induces glitches in the charge pump
current which increases spurs in the PLL output signal,
[3]. In the implemented charge pump, Up and Down
signals are used to switch on and off a current mirror
with current matching, thus avoiding charge sharing in
the CP output node. The charge pump current was de-
signed to be 300µA.
The 3rd order passive loop filter comprises an off-
chip 2nd order filter section(RF1, CF1 and CF2), con-
nected to the LF pin and an internal RC section (RF2
and CF3) providing an extra pole to assist the attenu-
ation of the sidebands at multiples of the comparison
frequency (spurs) that may appear. The resulting PLL
is then a type-2 fourth-order loop which provides great
noise supression in the PLL output spurious level.
The VCO is based in the current-starved configu-
ration with five delay stages. To avoid the problem
of locking on harmonics of the desired output fre-
quency, the maximum output frequency has been lim-
ited. Output frequency range is between 330MHz and
500MHz. The 433.92MHz carrier frequency is ap-
proximately the VCO center frequency and is obtained
for an input voltage of about 2.3 V .446
4 Results
Simulations from the extracted layout have shown that
it can be expected an effective resolution of about 17bit
(DR = 103.36db) for the Σ∆ modulator. The quanti-
zation noise power, PQ, is −112.28db. Thermal noise
contribution, PTH , mainly due to the 6pF sampling ca-
pacitors, is−115.57db. Incomplete settling error in the
first integrator is PST = −108.87db.
As a prototype, and for testing purposes, the output
of the modulator (bitstream) is available outside for off-
chip digital filtering and decimation. For this prototype
it was chosen to process internally 14-bit samples for
testing the digital section and the RF transmitter. In this
case, conversion time is 38.8ms for a clock frequency
of 423.75 kHz.
The PLL has a simulated lock time of about 6µs as
shown in Fig. 8. Loop filter values were RF1 = 3.9k,
CF1 = 220pF , CF2 = 12.2pF , RF2 = 33k and
CF3 = 1.5pF .
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Fig. 8: PLL Simulated lock time.
Fig. 8 shows the simulated transfer function of
the voltage-controlled oscillator. The VCO constant,
KV CO, is approximately 90.5MHz/V .
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Fig. 9: VCO transfer function.
Fig. 10 shows a binary pattern ’011’ PWM encoded
signal (A) and transmitted signal (B) in a 50Ω load.
In this first prototype, the typical class-E matching
network is off-chip. Since component values are suited
for integration, they will be on-chip in the next pro-
totype. Fig. 11 shows the layout of the implemented
mixed-signal interface. Die area is 3.79mm2.
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Fig. 10: PWM signal and RF output signal.
Fig. 11: Layout of the described mixed-signal interface.
5 Conclusions
In this paper a Wireless CMOS mixed-signal interface
for a soil moisture sensor has been proposed. Chip
layout has been submitted to fabrication through Eu-
ropractice IC service. A set of experiments has to be
done for testing the reliability and precision of results.
Some enhancements are now being carried out, such
as a receiver, among others. With bidirectional commu-
nications capabilities, it will be possible to implement
a wireless network of soil moisture sensors in a smart
irrigation control system.
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